


HANDBOOK OF SEMICONDUCTOR SILICON TECHNOLOGY



Edited by
William C. O'Mara, Robert B. Herring
and
Lee P. Hunt

NOYES PUBLICATIONS

Contents

1. SILICON PRECURSORS: THEIR MANUFACTURE AND PROPERTIES	1
<i>Lee P. Hunt</i>	
1.0 Introduction	1
2.0 Precursor Manufacture	2
2.1 Metallurgical-Grade Silicon (MG-Si)	2
2.2 Trichlorosilane	3
2.3 Silicon Tetrachloride	5
2.4 Dichlorosilane	7
2.5 Silane	7
3.0 Physical Properties and Critical Constants	9
3.1 Non-Temperature Sensitive Properties and Constants	9
3.2 Vapor Pressure	9
3.3 Density (Liquid)	10
3.4 Heat Capacity (Liquid)	11
3.5 Heat Capacity (Gas)	12
3.6 Free Energy, Standard Enthalpy, and Standard Entropy of Formation	14
3.7 Enthalpy of Vaporization	19
3.8 Surface Tension	20
3.9 Viscosity (Gas)	21
3.10 Viscosity (Liquid)	21
3.11 Thermal Conductivity (Gas)	22
3.12 Thermal Conductivity (Liquid)	24
4.0 Safety	24
4.1 Health Hazards	24
4.2 Fire and Explosion Hazards	25
4.3 Materials of Construction	26

Appendix	28
References	28
2. POLYSILICON PREPARATION	33
<i>Leo C. Rogers</i>	
1.0 The Technical History of Polycrystalline Silicon	33
1.1 Early and Present Polysilicon Manufacturers	33
1.2 Semiconductor-Grade Polycrystalline Silicon	
Precursors	35
1.2.1 Silica (SiO_2)	36
1.2.2 Silicones	36
1.2.3 MG-Si and Ferrosilicon	36
1.2.4 Silicon Purity Beyond MG-Si	37
1.2.5 Feedstocks for Semiconductor-Grade Polysilicon	37
1.3 Semiconductor-Grade Polysilicon	38
1.4 Potpourri of Other Methods to Manufacture Polysilicon	39
2.0 Polysilicon Production Technology (Most Practiced)	39
2.1 The Feedstock System	41
2.2 Polysilicon Reactors	41
2.2.1 General Bell-Jar Reactor Design	42
2.2.2 General Bell-Jar Reactor Operation	45
2.3 Reactor Operation Criteria	50
2.4 Deposition Objectives for Polysilicon	51
2.5 Reactor Exhaust-Gas Recovery—General Practice	52
2.6 Reactor Exhaust-Gas Recovery—General Design	53
2.7 Specific Reactor Exhaust-Gas Recovery Designs	54
2.7.1 Level-One Recovery System	55
2.7.2 Level-Two Recovery System	57
2.7.3 Closed-Loop Recovery System	57
2.8 Capital and Operating Costs	59
3.0 Alternative Chlorine-Based, Semiconductor-Grade, Polysilicon Feedstocks	60
3.1 Silane As A Polysilicon Feedstock	61
3.1.1 Silane Purity—Grade 6 to 10 for Bell-Jar Reactor Polysilicon	61
3.1.2 Silane Manufacturing Costs—Grade 4	61
3.1.3 Silane Safety—Grade 4 for Chlorosilane-to-Silane, and 5 for Hexafluorosilicic-Silane	62
3.1.4 Silane Alternative Sources—Grade 0	63
3.1.5 Silane Transportability—Grade 2	63
3.1.6 Silane Storage—Grade 4	63
3.1.7 Silane By-Product Recovery—Grade 2	63
3.1.8 Silane By-Product Use—Grade 5 for Chlorosilane-to-Silane; Grade 3 for Hexafluorosilicic-Silane	63
3.1.9 Silane Deposition Rate—Grade 3	64

3.1.10	<u>Silane Construction—Grade 5 for Chloro-</u> <u>silane-to-Silane, and 3 for Hexafluorosilicic-</u> <u>Silane</u>	65
3.1.11	<u>Silane Reactor Choices—Grade 5 Going to 7</u>	65
3.1.12	<u>Silane Electrical Energy Usage—Grade 5/10</u>	65
3.2	<u>Dichlorosilane As A Polysilicon Feedstock</u>	66
3.2.1	<u>Dichlorosilane Purity—Grade 7</u>	66
3.2.2	<u>Dichlorosilane Manufacturing Costs—Grade 6</u>	66
3.2.3	<u>Dichlorosilane Safety—Grade 3</u>	66
3.2.4	<u>Dichlorosilane Alternative Sources—Grade 0</u>	66
3.2.5	<u>Dichlorosilane Transportability—Grade 2</u>	67
3.2.6	<u>Dichlorosilane Storage—Grade 3</u>	67
3.2.7	<u>Dichlorosilane By-Product Recovery—</u> <u>Grade 3</u>	67
3.2.8	<u>Dichlorosilane Use of By-Products—Grade 5</u>	68
3.2.9	<u>Dichlorosilane Deposition Rate—Grade 5</u>	68
3.2.10	<u>Dichlorosilane Construction Methods—</u> <u>Grade 5</u>	68
3.2.11	<u>Dichlorosilane Reactor Choices—Grade 3</u>	68
3.2.12	<u>Dichlorosilane Electrical Energy Usage—</u> <u>Grade 5</u>	69
3.3	<u>Trichlorosilane As A Polysilicon Feedstock</u>	69
3.3.1	<u>Trichlorosilane Purity—Grade 7 for Bell-Jar</u> <u>Polysilicon; Grade 5 for FBR Polysilicon</u>	69
3.3.2	<u>Trichlorosilane Manufacturing Cost—Grade 7</u>	70
3.3.3	<u>Trichlorosilane Safety—Grade 9</u>	71
3.3.4	<u>Trichlorosilane Alternate Sources—Grade 10</u>	71
3.3.5	<u>Trichlorosilane Transportability—Grade 9</u>	71
3.3.6	<u>Trichlorosilane Storage—Grade 9</u>	71
3.3.7	<u>Trichlorosilane By-Product Recovery—</u> <u>Grade 9</u>	72
3.3.8	<u>Trichlorosilane By-Product Use—Grade 8</u>	72
3.3.9	<u>Trichlorosilane Deposition Rate—Grade 7</u>	72
3.3.10	<u>Trichlorosilane Construction Methods—</u> <u>Grade 9</u>	74
3.3.11	<u>Trichlorosilane Reactor Choices—Grade 9</u>	74
3.3.12	<u>Trichlorosilane Electrical Energy Usage—</u> <u>Grade 4</u>	75
3.4	<u>Silicon Tetrachloride As A Polysilicon Feedstock</u>	75
3.4.1	<u>Silicon Tetrachloride Purity—Grade 10</u>	75
3.4.2	<u>Silicon Tetrachloride Manufacturing Costs—</u> <u>Grade 7</u>	75
3.4.3	<u>Silicon Tetrachloride Safety—Grade 10</u>	75
3.4.4	<u>Silicon Tetrachloride Transportation—</u> <u>Grade 9</u>	76
3.4.5	<u>Silicon Tetrachloride Alternative Sources—</u> <u>Grade 9 Going to 3</u>	76
3.4.6	<u>Silicon Tetrachloride Storage—Grade 9</u>	76

3.4.7	Silicon Tetrachloride By-Product Recovery—	
	Grade 10	76
3.4.8	Silicon Tetrachloride By-Product Use—	
	Grade 9	76
3.4.9	Silicon Tetrachloride Deposition Rate—	
	Grade 4	76
3.4.10	Silicon Tetrachloride Construction Methods—	
	Grade 10	76
3.4.11	Silicon Tetrachloride Reactor Choices—	
	Grade 9	77
3.4.12	Silicon Tetrachloride Electrical Energy	
	Usage—Grade 1	77
4.0	Alternate Polysilicon Reactor Selections	78
4.1	Free-Space Polysilicon Reactors	78
4.2	Polysilicon FBRs	81
5.0	Evaluation of Semiconductor-Grade Polysilicon	84
6.0	Future of Polysilicon	86
	References	88
3.	CRYSTAL GROWTH OF SILICON	94
	<i>H. Ming Liaw</i>	
1.0	Introduction	94
2.0	Melt Growth Theory	97
2.1	Thermodynamic Consideration	97
2.2	Heat Balance in Crystal Growth	99
2.3	Crystal Growth Mechanisms	105
2.4	Mass Transport of Impurities	106
2.5	Constitutional Supercooling	121
3.0	Practical Aspect of Cz Crystal Growth	125
3.1	Crystal Pullers	125
3.2	Dislocation-Free Growth	128
3.3	Growth Forms and Habits	133
3.4	Automatic Diameter Control	136
3.5	Doping Techniques	138
3.6	Variations in Radial Resistivity	140
3.7	Oxygen and Carbon in Silicon	147
3.8	Techniques for Control of Oxygen	154
3.9	Control of Carbon Content	157
4.0	Novel Czochralski Crystal Growth	157
4.1	Semicontinuous and Continuous Cz	157
4.2	Magnetic Czochralski (MCz) Crystal Growth	165
4.3	Square Ingot Growth	166
4.4	Web and EFG Techniques	167
4.5	The Float-Zone Technique	173
5.0	Trends in Silicon Crystal Growth	177
6.0	Summary and Conclusion	179
	References	181

4. SILICON WAFER PREPARATION	192
<i>Richard L. Lane</i>	
1.0 Introduction	192
1.1 Wafer Preparation Processes	193
1.2 Silicon Removal Principles	196
1.2.1 Mechanical Removal	197
1.2.2 Chemical Removal	198
1.2.3 Chemical-Mechanical Removal (Polishing)	201
2.0 Crystal Shaping	201
2.1 Cropping	202
2.2 Grinding	203
2.3 Orientation/Identification Flats	205
2.4 Etching	206
3.0 Wafering	207
3.1 Historical	207
3.2 The ID Blade	207
3.3 Blade Tensioning	209
3.4 Process	211
3.4.1 Crystal Mounting	211
3.4.2 Orientation	212
3.4.3 Blade Condition	212
3.4.4 Wafering Variables	214
3.5 Equipment	214
3.6 Unconventional Wafering Methods	217
3.6.1 Slurry Sawing	217
3.6.2 Other Methods	217
4.0 Edge Contouring	217
4.1 Background	218
4.2 Reasons for Edge Contouring	218
4.2.1 Silicon Chips and Wafer Breakage	220
4.2.2 Lattice Damage	220
4.2.3 Epitaxial Edge Crown	220
4.2.4 Photoresist Edge Bead	220
4.3 Commercial Equipment	221
5.0 Lapping	222
5.1 Background	222
5.2 Current Technology	223
5.3 Wafer Grinding	226
6.0 Polishing	226
6.1 Description of Polishing	226
6.2 Historical Background	227
6.3 Current Polishing Practice	230
6.3.1 Polishing Variables	231
6.3.2 The Optimum Polishing Process	233
6.3.3 Other Methods of Polishing	233
7.0 Cleaning	234
7.1 Mechanical Cleaning	235
7.2 Chemical Cleaning	236

7.3	Other Cleaning Methods	236
7.4	Equipment	237
8.0	Miscellaneous Operations	238
8.1	Heat Treatment	238
8.2	Backside Damage	239
8.3	Wafer Marking	240
8.4	Packaging	241
9.0	In-Process Measurements	241
9.1	Wafer Specifications and Industry Standards	242
9.2	Mechanical Measurements	244
9.2.1	Diameter and Flat Length	244
9.2.2	Crystallographic Orientation	245
9.2.3	Thickness and Thickness Variation	245
9.2.4	Flatness	246
9.2.5	Bow and Warp	247
9.2.6	Edge Contour	248
9.2.7	Surface Inspection	248
10.0	Discussion	249
	References	251
5.	SILICON EPITAXY	258
	<i>Robert B. Herring</i>	
1.0	Introduction	258
1.1	Homoeptaxy and Heteroeptaxy	259
1.2	Applications of Epitaxial Layers	259
1.2.1	Discrete and Power Devices	259
1.2.2	Integrated Circuits	260
1.2.3	Epitaxy for MOS Devices	262
1.3	Epitaxy As the Complement to Ion Implantation	262
2.0	Techniques for Silicon Epitaxy	262
2.1	Chemical Vapor Deposition	262
2.2	Molecular Beam Epitaxy	263
2.2.1	MBE—Process Description	264
2.2.2	MBE Equipment	265
2.3	Liquid Phase Epitaxy (LPE)	270
2.4	Solid Phase Regrowth	273
2.4.1	Regrowth of Amorphous Layers	273
2.4.2	Recrystallization of Thin Films	273
3.0	Surface Preparation for Silicon Epitaxial Growth	275
3.1	Surface Cleaning and Oxide Removal	275
3.1.1	Surface Precleans	275
3.1.2	Drying the Wafers	276
3.2	In situ Gas Phase Cleans	277
3.2.1	Removal of the Surface Oxide	277
3.2.2	Removal of Adsorbed Water Vapor	279
3.2.3	Oxide Removal	283
3.2.4	Carbon on the Surface	283
3.3	In situ Etching	284

4.0	Growth of Silicon Epitaxy by CVD	286
4.1	Growth Chemistries	286
4.1.1	Disproportionation	287
4.1.2	Pyrolytic Decomposition	288
4.1.3	Reduction of Chlorosilanes	290
4.2	Growth Kinetics and Mechanisms	293
4.2.1	Kinetics of Growth from Silane	294
4.2.2	Kinetics of Growth from Dichlorosilane	295
4.2.3	Kinetics of Growth from Trichlorosilane and Silicon Tetrachloride	296
4.3	Nucleation	299
4.3.1	Homogeneous Nucleation	299
4.3.2	Heterogeneous Nucleation	299
5.0	Dopant Incorporation	301
5.1	Intentional Dopant Incorporation	301
5.1.1	Measurements of Dopant Incorporation	302
5.1.2	Effect of Temperature	303
5.1.3	Effect of Growth Rate	303
5.1.4	Effect of Pressure	305
5.2	Unintentionally Added Dopants (Autodoping)	305
5.2.1	Sources of Autodoping	305
5.2.2	Lateral Autodoping	308
5.2.3	Suppression of Autodoping	309
6.0	Surface Morphology and Epitaxial Defects	313
6.1	Substrate Orientation Effects	313
6.2	Spikes and Epitaxial Stacking Faults	313
6.2.1	Growth Spikes	313
6.2.2	Epitaxial Stacking Faults	314
6.3	Hillocks and Pyramids in Epitaxial Layers	316
6.4	Dislocations and Slip	317
6.5	Microprecipitates (S-pits)	320
7.0	Pattern Shift and Distortion	321
7.1	Patterned Diffusions (Buried Layers)	321
7.2	Pattern Distortion and Pattern Shift	322
7.3	Pattern Shift Definitions	323
7.4	Role of Crystallography of Surface	323
7.5	Summary of Shift and Distortion Effects	324
8.0	Equipment for Epitaxy by CVD	325
8.1	Classification of Commercial Reactors by Flow Geometry	326
8.1.1	Horizontal Reactors	327
8.1.2	Vertical Flow Reactors	329
8.1.3	Cylinder Reactor Geometry	330
8.1.4	Other Reactor Types	330
8.2	Heating Techniques	331
8.2.1	Resistance Heating	332
8.2.2	R.F. Induction Heating	332
8.2.3	Radiant Heating	334

8.2.4	Combined Mode Heating	334
8.3	Operating Pressure of Reactors	334
9.0	Trends for the Future in Silicon Epitaxy	336
	References	336
6	SILICON MATERIAL PROPERTIES	347
	<i>W. Murray Bullis</i>	
1.0	Introduction	347
2.0	Crystallographic Properties	349
2.1	Silicon Crystal Structure	349
2.2	Crystal Habit	362
2.3	Crystal Orientation	365
2.4	Crystal Defects	362
2.4.1	Point Defects	362
2.4.2	Extended Defects	368
3.0	Electrical Properties	371
3.1	Bands and Bonds in Pure Silicon Crystals	371
3.2	Dopant Impurities	372
3.3	Statistics	374
3.3.1	Fermi Function	375
3.3.2	Density-of-States Function	376
3.3.3	Intrinsic Carrier Density	378
3.3.4	Qualitative Description of the Energy Structure of Silicon	379
3.3.5	Actual Band Structure of Silicon	383
3.4	Electronic Conduction	385
3.5	Electrical Characterization	390
3.6	Conduction at High Electric Fields	394
3.7	Conduction In A Magnetic Field	397
3.8	Deep-Level Impurities	399
3.9	Rectification	405
3.10	Thermoelectric Effects	407
4.0	Optical Properties	409
4.1	Index of Refraction and Reflectivity	410
4.2	Antireflection Coatings	410
4.3	Relationships Between Wavelength, Wavenumber, and Photon Energy	412
4.4	Absorption	412
4.4.1	Photoconductivity	413
4.4.2	Lattice Absorption	416
4.4.3	Impurity Absorption	417
4.4.4	Free Carrier Absorption	419
4.5	Optical Methods for Detecting Dopant Impurities	419
4.6	Emissivity	420
5.0	Thermal and Mechanical Properties	422
5.1	Elastic Constants	422
5.1.1	Young's Modulus	424
5.1.2	Modulus of Compression	424

5.1.3	Shear Modulus	425
5.1.4	Poisson's Ratio	425
5.1.5	Other Relationships	425
5.2	Piezoresistivity	425
5.3	Mechanical Strength and Plastic Deformation	427
5.3.1	Plastic Deformation	428
5.3.2	Warp	430
5.3.3	Fracture	430
5.4	Thermal Expansion	431
5.5	Thermal Conductivity	432
5.6	Hardness	433
5.7	Other Physical and Thermodynamic Properties	433
	References	435
7.	OXYGEN, CARBON AND NITROGEN IN SILICON	451
	<i>William C. O'Mara</i>	
1.0	Introduction	451
2.0	Properties of Dissolved Oxygen in Silicon	452
2.1	Solubility	453
2.2	Diffusivity	456
2.3	Segregation Coefficient	458
2.4	Phase Diagram	460
3.0	Oxygen Cluster and Precipitate Formation	463
3.1	Precipitate Nucleation	463
3.2	Precipitation from Solution	467
3.3	Influence of Thermal History on Precipitate Formation	469
3.3.1	Ingot Cooling History	469
3.3.2	Microscopic Growth Fluctuations	471
3.3.3	Retardation of Nucleation	472
3.3.4	Influence of Substrate Doping on Oxygen Precipitation	473
3.4	Oxidation Induced Stacking Faults	474
3.4.1	Influence of Crystal Growth	476
3.4.2	Influence of Dopant	477
3.4.3	Influence of Temperature and Time	478
3.4.4	Elimination of Near Surface Stacking Faults	478
3.5	Oxygen Out Diffusion and Wafer Surface Denuding	479
3.5.1	Out Diffusion	479
3.5.2	Model for Out Diffusion	480
3.5.3	Measurement of Denuded Zone Depth	483
3.5.4	Effect of Ambient	484
3.6	Intrinsic Gettering	484
3.6.1	Internal Precipitation	485
3.6.2	Denuding and Precipitation for Device Processing	485
4.0	Quantitative and Qualitative Measurement of Oxygen	487
4.1	Quantitative Analysis by Chemical and Physical Methods	487

4.1.1	Sample Fusion Analysis	488
4.1.2	Activation Analysis	488
4.1.3	Secondary Ion Mass Spectrometry	489
4.2	Infrared Absorption	489
4.2.1	Absorption at $9\ \mu\text{m}$	489
4.2.2	Interferences in Measurement of Oxygen Content	492
4.3	Interpretation of the Infrared Spectrum of Oxygen	495
4.3.1	The Si_2O "Molecule"	495
4.3.2	Low Temperature and Far Infrared Spectra	497
4.3.3	Assignment of the $513\ \text{cm}^{-1}$ Oxygen Absorption	498
4.3.4	Substitutional Oxygen in Silicon	499
4.3.5	Properties of Substitutional Oxygen	503
4.3.6	The A Center	506
5.0	Oxygen Thermal Donor	507
5.1	Occurrence and Properties	507
5.1.1	Kinetics of Formation	508
5.1.2	Kinetic Models for Donor Formation	509
5.1.3	Kinetics of Annihilation	514
5.2	Influences on Donor Formation	516
5.2.1	Effect of Dopants	516
5.2.2	Effect of Carbon	516
5.2.3	Oxygen Behavior at Donor Formation Temperature	516
5.3	Structural Models for Oxygen Thermal Donor	517
5.3.1	Thermal Donor in Germanium	517
5.3.2	Infrared Absorption	518
5.3.3	Other Experimental Results	519
5.3.4	Model for the Oxygen Thermal Donor	519
6.0	Mechanical Strengthening and Wafer Warpage	521
6.1	Dislocation Generation in Silicon	521
6.2	Slip and Bow	522
6.3	Role of Oxygen	522
6.4	Effects Due to Precipitation of Oxygen	522
7.0	Device Processing	524
7.1	Thermal Cycles and Process Simulation	524
7.2	NMOS Circuits	526
7.3	CMOS Circuits	526
7.4	Bipolar Circuits	526
7.5	CCD Devices	527
8.0	Carbon in Silicon	527
8.1	Solubility	527
8.2	Segregation Coefficient	527
8.3	Diffusivity	529
8.4	State of Carbon in Silicon	529
8.5	Complexes with Oxygen	530
8.6	Formation of Precipitates Due to Carbon	531

9.0	Nitrogen in Silicon	533
9.1	Solubility and Phase Diagram	534
9.2	Infrared Absorption	536
9.3	Mechanical Strengthening	536
	References	537
8.	CARRIER LIFETIMES IN SILICON	550
	<i>Dieter K. Schroder</i>	
1.0	Introduction	550
2.0	Defects	551
3.0	Recombination Lifetime	555
4.0	Generation Lifetime	566
5.0	The Role of Lifetime on Device Currents	571
5.1	Forward-Biased Diodes	571
5.2	Reverse-Biased Diodes	574
5.3	Non-Uniform Substrates	578
6.0	Lifetime Measurement Techniques	581
6.1	Recombination Lifetime	582
6.1.1	Photoconductive Decay	582
6.1.2	Open Circuit Voltage Decay	588
6.1.3	Diode Reverse Recovery	595
6.1.4	Surface Photovoltage	598
6.1.5	Pulsed MOS Capacitor	604
6.2	Generation Lifetime	614
6.2.1	Pulsed MOS Capacitor	614
6.2.2	Gate-Controlled Diode	617
7.0	Summary	624
	References	625
	List of Symbols	635
9.	PREPARATION AND PROPERTIES OF POLYCRYSTALLINE SILICON FILMS	640
	<i>Theodore D. Kamins</i>	
1.0	Introduction	640
2.0	Deposition	641
2.1	Gas Dynamics	643
2.2	Wafer-to-Wafer Uniformity	649
2.3	Silicon Gas Sources	652
2.4	Doping During Deposition	653
3.0	Structure	655
3.1	Nucleation and Surface Processes	655
3.2	Evaluation Techniques	660
3.3	Dopant Diffusion	665
3.4	Grain Growth	668
3.5	Optical Reflection	670
3.6	Etch Rate	672
3.7	Summary	672
4.0	Oxidation	673

4.1	Oxide Growth on Polysilicon	673
4.2	Oxide-Thickness Evaluation	680
4.3	Conduction Through Oxide Grown on Polysilicon	681
5.0	Conduction	684
5.1	Lightly and Moderately Doped Films	685
5.2	Heavily Doped Films	696
5.3	Summary	698
6.0	Applications	698
6.1	Silicon-Gate MOS Technology	699
6.2	MOS Transistors in Polysilicon	706
6.3	Bipolar-Circuit Applications	711
6.4	Polysilicon Diodes	714
6.5	Polysilicon Pressure Sensors	715
6.6	Device Isolation	715
6.7	Summary	718
	References	719
	Reviews	719
	Deposition	719
	Structure	720
	Oxidation	722
	Electrical Properties	723
	Applications	728
10.	SILICON PHASE DIAGRAMS	731
	<i>Richard A. Seilheimer</i>	
1.0	Introduction	731
2.0	Phase Diagrams	732
2.1	The Phase Rule	733
2.2	Free Energy of Alloy Systems	734
2.2.1	Complete Solubility	736
2.2.2	Eutectic and Peritectic Systems	739
2.2.3	Intermediate Phases	746
2.3	Solid Solutions	747
2.3.1	Limitations of Solubility	747
2.3.2	Relative Size Factor	747
2.3.3	The Chemical Factor	747
2.3.4	Relative Valency	751
2.3.5	Lattice Type Factor	751
3.0	Phase Changes	752
3.1	The Lever Rule	753
3.2	Intermediate Phases	753
4.0	Techniques for Determination of Phase Diagrams	754
4.1	Determination of Ternary Phase Diagrams	755
4.2	Silicon Phase Diagrams	756
5.0	Segregation Coefficient and Zone Refining	756
6.0	Retrograde Solubility	761
7.0	Silicon Phase Diagrams	763
	References	787
	INDEX	789

Silicon Wafer Preparation

Richard L. Lane

1.0 INTRODUCTION

Integrated circuits and discrete solid state devices are manufactured on wafers made of silicon single crystal material, using a very complex series of processing steps. In order to obtain high yields and good device performance, it is important that the starting wafers be of reproducibly high quality because high resolution patterns are optically formed on the wafer, and the front surface must be smooth and flat on both a macro- and a microscale. The electrical and chemical properties of the wafer surface must also be well controlled and therefore the preparation of starting silicon wafers is a crucial portion of IC and device manufacture. This discussion will focus primarily on technical principles and theories that are applicable to silicon wafer preparation, and the practical application of those theories. Details, such as formulas, recipes, and specific process parameters are not given, because they vary considerably between different producers; likewise, specific equipment is not recommended, because the proper choice depends upon factors which are outside the scope of this discussion, such as plant capacity, labor costs, product specifications, and budget restrictions. For current equipment information, the reader is referred to the several directories (1-4).

Wafer preparation is the conversion of grown crystal

ingots into wafers which are ready for the wafer fab line. Each wafer must have at least one surface which is clean, flat and damage-free. In principle, a suitable wafer could be produced by cutting a crystal into thin slices and polishing one side of the slice until all of the saw marks are removed and the surface appears smooth and glossy. For some non-critical applications, such a wafer might be of sufficient quality. However, today's device and circuit designs are often more complex, and as circuit pattern geometries become smaller and wafer dimensions larger, the demands on wafer preparation become more stringent.

Additional preparation steps along with tighter process controls are required in order to achieve the required wafer quality.

Thus, silicon wafer preparation usually encompasses an extensive sequence of steps, starting with the as-grown crystal and ending with the polished wafer, ready for the fab line.

1.1 Wafer Preparation Processes

Figure 1 is a typical process flow diagram for wafer preparation. The three major categories, i.e. crystal shaping, wafer shaping, and wafer finishing are each represented by a series of process steps, some of which may be optional as indicated, depending upon the final wafer application. The right hand column includes some typical in-process control measurements that may be performed as the wafer preparation processes proceed.

These measurement techniques are discussed in the later section on in-process measurements. A brief statements of the purpose of each of the separate process steps follows below:

- * Crystal cropping — Removal of the seed and tang ends of the crystal and any out-of-spec portions, using a circular diamond saw.
- * Crystal grinding — The diameter of the crystal is reduced to the specified value and tolerance, usually with a diamond grinding wheel.
- * Flat grinding — Flat areas are ground lengthwise along the crystal which serve later as identification of the wafer type and orientation.

- * Crystal etching — The crystal is immersed in an etch bath which removes most of the surface getting from the grinding operation.
- * Wafering — The crystal is cut into thin wafers, using a machine with an annular diamond blade (ID blade).
- * Heat treatment — Crystals or sawn wafers are heat treated to eliminate oxygen donors, thereby normalizing resistivity.
- * Edge Rounding — The as-sawn wafers are ground on the periphery with a diamond form wheel to remove the square corners and to produce the desired edge contour.
- * Wafer Lapping — The thickness uniformity and flatness of the wafers are improved by the use of an abrasive slurry on a large flat lapping plate. Lapping may be either single or double sided.
- * Wafer grinding — An alternative to lapping, using a diamond wheel instead of a lapping slurry. Commercial wafer grinders grind only one side of the wafer at a time.
- * Wafer etching — Chemical etchants are used to remove damaged surface layers of the wafer from the sawing, lapping and edge profiling operations.
- * Polishing — The matte surface of the lapped or sawn wafer is converted to a damage-free, specular surface. Polishing may be either single or double sided.
- * Back side damage — A controlled amount of surface damage is applied to the back side of the wafer for gettering purposes.
- * Cleaning — Contaminants in the form of particulates, organics, and inorganics are removed from the wafer surface by a series of chemical and mechanical cleaning operations, preparing the wafer for the device fab line.
- * Marking — Wafers are marked individually for the purpose of identification and traceability.

CATEGORY	PROCESS STEP	MEASUREMENT
CRYSTAL SHAPING	CHOPPING	OXYGEN CARBON RESISTIVITY
	O.D. GRINDING	DIAMETER
	FLAT GRINDING	FLAT WIDTH
	ETCHING	SURFACE ROUGHNESS THERMAL SLIP
WAFER SHAPING	WAFERING	ORIENTATION THICKNESS FLATNESS, TAPER HOW, DAMAGE
	• HEAT TREATMENT	RESISTIVITY
	• EDGE CONTOURING	EDGE PROFILE
	• LAPPING	THICKNESS FLATNESS TAPER, DAMAGE
	WAFER ETCHING	SURFACE ROUGHNESS
WAFER FINISHING	POLISHING	VISUAL INSPECTION
	CLEANING	THICKNESS FLATNESS VISUAL INSPECTION
	• BACK SIDE DAMAGE	SURFACE ROUGHNESS
	• MARKING	
	CLEANING	VISUAL INSPECTION
	PACKAGING	
* Signifies Optional Process		

Figure 1: Process Flow Diagram for Silicon Wafer Preparation

It should be noted that there is no "standard" sequence of steps for wafer preparation. The steps used in a typical operation will depend upon the use to which the wafers will be put and upon the specific procedures and quality control used in each successive step. For example, in some wafer preparation facilities polishing is performed directly on the as-sawn and etched wafers. In other operations, lapping is performed directly after wafering. Whether to use lapping depends upon (i) the final specification for the wafer (such as flatness) and (ii) the quality of the slicing operation.

Thus when lapping is performed after sawing, surface quality and thickness uniformity from the sawing operation may be relaxed somewhat, and the demands on the subsequent polishing process may also be less critical.

1.2 Silicon Removal Principles

The key processes listed above require the removal of silicon material to produce wafers of precise dimensions, and therefore wafer preparation is sometimes called "wafer shaping" in the industry. Material is removed from the crystal or the wafer by various removal processes, including mechanical, chemical, or a combination of mechanical and chemical means. Mechanical removal processes are sawing, lapping, and grinding using abrasives such as diamond, silicon carbide or aluminum oxide. These are frequently referred to as abrasive machining operations. Etching is a chemical removal process, whereas polishing combines both chemical and mechanical action to remove silicon.

According to Gielisse and Stanislaw (5), material can be removed from a surface by one of two ways; (a) on a macroscale where the removed particles are much larger than atomic or molecular dimensions and (b) on a microscale in which the material is removed atom by atom or molecule by molecule. The distinction between macro- and microscale removal leads to the two fundamental types of removal processes: grinding and polishing. Macroscale removal requires penetration of the surface with an abrasive grit which produces localized forces in excess of the yield strength of the material. With grinding, the abrasive must be harder than the material being removed and the localized pressures are high in order to obtain penetration. Microscale removal leads to a very smooth surface and is called polishing. Polishing does not require such penetration and is by definition a low pressure process. The polishing agent is nearly always of lower hardness than the material being polished. Note: In this chapter the term "abrasive" is meant to be the particulate material which is used in a purely mechanical macroscale removal operation such as slicing, lapping or grinding. In the polishing operation, the term "polishing agent" is used rather than "abrasive" to distinguish between the two and to signify that polishing is more complex than a simple mechanical removal process. The differences between abrasive removal and removal by polishing are vividly evidenced by the roughness of the resulting surface, and the remaining lattice damage to be discussed later.

1.2.1 Mechanical Removal: At this point we limit the discussion to the abrasive machining of silicon. Unlike metals, plastics, and some amorphous materials, there is no plastic flow associated with abrasive machining of silicon. Silicon is a hard, brittle substance, and the penetration of abrasive particles establishes a field of damage in the form of cracks extending into the material from the point of penetration Figure 2. Intersection of the cracks leads to material removal by release of particles (6). Abrasive machining necessarily produces a rough surface and leaves sub-surface damage consisting of microcracks, dislocations and stresses. The magnitude of the roughness and the damage is directly related to the abrasive grit size. The speed of material removal is also related to grit size, (large grits remove material faster) and therefore as the wafer approaches final dimension, finer grit size may be used to more precisely control removal and to minimize remaining subsurface damage.

There are two modes of mechanical removal used in machining silicon: (i) bonded abrasive machining and (ii) free abrasive machining. Bonded abrasives are used on silicon for cropping, wafering, crystal and wafer grinding, and edge contouring. Virtually all bonded abrasive processes for silicon utilize diamond particles in a metallic or resin matrix. The diamond tool (wheel or blade) is fed into the workpiece (the silicon crystal) and the diamond abrasive grains which are held tightly in the matrix of the tool are forced to penetrate into the workpiece. The abrasive moves at high speed and intermittently impacts the workpiece as it moves through it. The appearance of a surface produced by bonded abrasives is usually a directional scratch pattern, depending upon the relative motions of the tool and the workpiece.

In free abrasive removal, a suspended abrasive in the form of a slurry is fed between the workpiece and a tool which is usually made of a hard material such as cast iron. Pressure applied to the tool forces the abrasive into the workpiece. Relative motion between the workpiece and the tool creates a rolling motion to the abrasive and a crushing action on the workpiece. The resulting surface has a uniformly matte character.

In silicon wafer preparation, it is conventional to use the term "grinding" when referring to the shaping of wafer surfaces with fixed abrasives, and "lapping" when indicating the free abrasive method, whereas in other industries, namely glass lens shaping, free abrasive removal is often called grinding.




Figure 2: Abrasive Removal of Silicon

1.2.2 Chemical Removal: Etching is a chemical removal process whose principal application is to remove damaged surface material and the resulting stress caused by abrasive machining operations. The residual sub-surface damage in the form of dislocations and microcracks can propagate further into the bulk material if the wafer is placed under mechanical or thermal stress. Extensive propagation of cracks of course leads to fracture of the wafer, whereas extensive propagation of dislocations is called slip. Removal of the damaged layer by chemical means results in a stronger wafer which is resistant to chipping, breakage and slip from thermal stress.

Etching solutions either dissolve the silicon or react with it to form a soluble silicon compound. Etching is beneficial after any abrasive operation, however it is most common after crystal grinding, slicing, and lapping. Etching after lapping speeds the polishing process by removing material that would otherwise have to be removed by polishing. It also removes sawing or lapping damage from the back side of the wafer. If a wafer is polished without etching, the stress associated with the back side damage remains. When the stress is only removed on one side, the wafer may warp or bow.

Etching rate is a sensitive function of temperature, concentration and agitation of the etch solution. As an etchant is used, its effectiveness diminishes. These variables combine to make etching a very difficult process to control. Most etchants tend to attack the silicon preferentially at the damaged locations where there is lattice strain, dislocations, or other discontinuities where the lattice is distorted and therefore more reactive, leaving surfaces that are not flat.

Some etchants, however are more selective than others. The use of an etchant of low selectivity produces a "chemically polished" surface with a shiny "orange peel" appearance. The SEM photomicrographs of Figure 3 illustrate such a surface as it is progressively etched. The as-sawn surface of the wafer is shown in Figure 3a in which the rough surface and oriented damage pattern from the diamond abrasive is evident. The wafer was step-etched for various times to remove damaged surface material to the depths indicated in Figure 3b. The removal of damage is indicated by the decrease in the number of etch pits as material is removed. The final picture after 48 micrometers of silicon have been removed is a typical chemically polished surface.

Etchants for silicon can be either acids or bases. Acid etchants are usually mixtures of various ratios of concentrated nitric, hydrofluoric, and acetic acid. The nitric acid initiates the reaction by forming a layer of silicon dioxide on the surface which is subsequently removed by the hydrofluoric acid. Acetic acid acts as a buffer to control the dissociation of the nitric acid. A common etchant for chemically polishing silicon is a mixture of 5 parts nitric, 1 part hydrofluoric, and 1 part acetic, by volume. When the wafers are immersed in this solution, usually in teflon carriers of 25 wafers, the reaction starts immediately, evolving a large amount of brown noxious, corrosive gases. As the reaction proceeds, the solution heats up, accelerating the etch rate. As more wafers are etched, the solution becomes depleted and the etching rate decreases. Eventually the acid is discarded and a new batch is prepared.

Disposal of both the evolved gases and the spent etchant is a serious problem. In a production facility, the evolved noxious gases must be removed from the work area but cannot be released into the atmosphere. Typically the fume hood used for acid etching must be connected to scrubbing and neutralizing equipment. Spent etchant is still highly acidic and requires complete neutralization before discharge into the sewer. Codes may vary in different localities, for example in the Silicon Valley area, the discharge of fluorides is restricted to 2-10 ppm., and therefore, simple neutralization will not be sufficient. In this case, fluoride must be precipitated to calcium fluoride, and the precipitated wastes hauled to an approved dump site (7). The proper handling of waste materials has become a major concern and proper adherence to federal, state and local codes is mandatory.




Figure 3: Photomicrographs of Etched and Unetched Silicon

The storage, handling and use of hydrofluoric acid also presents an important safety hazard because of the severe nature of the resulting burns. HF penetrates quickly and deeply into tissues, attacking the calcium and magnesium in bones, causing severe, slow-healing damage. If an HF burn is not quickly and properly treated, it can cause death.

Basic (or caustic) etchants have recently become more common in wafer preparation because of advantages in terms of cost, safety, and environmental problems. Potassium and sodium hydroxide are the most common caustic etchants, with potassium the preferred one. A 10 to 50% solution (by weight) of KOH in deionized water at 65-80 deg. C. removes silicon from the wafer surface at a reasonable rate. Because caustic etchants are more selective than acids, the resulting surface is not as smooth, however the damage and stress are removed as effectively as with acidic etching. Disposal of the spent caustic by-products is less of a problem than with acids.

1.2.3 Chemical-Mechanical Removal (Polishing): The polishing of silicon is in principle, similar to polishing other hard materials such as glass and ceramics. A polishing agent in a suspending fluid is applied to a soft pad such as felt or polyurethane and the workpiece is pressed against the rotating pad. A complete understanding of the polishing process has not been achieved, however it is generally agreed that it is not simply an extension of grinding or lapping with finer abrasives. There is ample evidence that polishing consists of interacting chemical and mechanical processes, and material removal rate is very slow compared to abrasive methods, because it is on an atomic or molecular scale. It is generally agreed however, that a substantial amount of material must be removed in order to obtain a satisfactory wafer surface. A discussion on polishing theory is presented below in the polishing section of this chapter.

2.0 CRYSTAL SHAPING

As-grown crystals have conical shaped ends. The seed end is quite short, perhaps with a height of one-fourth of the diameter, whereas the tang end of the crystal has a length approximately equal to the diameter. Automatic diameter control systems on crystal growth equipment are not capable of meeting the tight wafer diameter specifications that are required, so the crystals are usually grown one to

5.0 LAPPING

The slicing operation does not consistently produce the required flatness and parallelism for many wafer specifications. Since conventional polishing is not a flatness or thickness correcting process (see section 6, Polishing), lapping prior to polishing must often be used, because it is capable of achieving very precise thickness uniformity, flatness and parallelism. Lapping also prepares the surface for polishing by removing the sub-surface sawing damage, replacing it with a more uniform and smaller lapping damage.

5.1 Background

Lapping has long been used as a process to shape hard materials such as glass, stone, gems and ceramics, and to prepare them for the final polishing step. Even today the lapping technique is as much an art as it is a technology (32). The processes used for lapping and polishing silicon wafers evolved from the lens manufacturing industry which uses principles which were developed over several hundred years. A lapping wheel with the proper curvature is used as the tool to generate the desired lens shape. The machine holds the lens blank against the rotating lapping wheel and a silicon carbide slurry is fed onto the wheel while the lens is rotated and oscillated. If a fast removal rate is required, a coarse abrasive slurry is used, however the resulting surface will be rough and difficult to polish. Conversely, a fine abrasive removes material slowly, but the resulting surface is smoother and therefore the required polishing time will be shorter. Final lens polishing is performed on a similar machine, however the contoured wheel surface is covered with a polishing pad and the abrasive slurry is replaced with a polishing agent.

Silicon wafers are flat, and therefore the equipment is mechanically somewhat simpler than lens processing machines. During the last two decades, silicon wafer lapping techniques and materials have developed according to the needs of the semiconductor industry, and significant differences now exist between silicon and glass processing (33). For example, machines for lapping silicon wafers are large with many wafers lapped at a time. Wafers are thin, flexible and fragile compared to glass lenses, and therefore pressures, speeds, and abrasive materials are tailored to the material. Lens shaping usually requires single side processing because curva-

tures are often different on the two sides of the lens. Silicon wafers may be lapped by either a single or double side process. Double side processing is gaining in usage because improved wafer flatness can be achieved. Flatness of both the front and the back side is important since wafer fab lines use vacuum chucks to hold wafers for processing. With the trend toward larger diameter wafers and tighter dimensional tolerances, not only is double side lapping usually required but careful process control in the lapping step is necessary to obtain the required final wafer quality.

5.2 Current Technology

In its simplest form, a double side lapping machine consists of two very flat counter-rotating plates, carriers to hold and move the wafers between the plates, and a device to steadily feed abrasive slurry between the plates. The carriers are usually plastic templates of slightly smaller thickness than the wafers, with openings of a correct diameter to fit the wafers closely. The carriers are driven externally by gear rings which cause the wafers to move around the surface of the lapping plates in a planetary motion, thus the double side lapping machine is called a planetary lapper. A detailed description of the lapping process has recently been given by Dudley (34).

The lapping plates of the typical lapper are usually made of cast iron. Although other materials have been used, cast iron appears to have the right hardness for lapping silicon because the particles are not fully embedded in the lap, but move with a rolling, crushing action on the wafer to effect silicon removal. A softer lap would allow the abrasive to fully imbed in it which would cause the wafers to be scratched, whereas a hard lap would force the abrasive into the wafers, thereby causing the lapping plate to be worn rapidly, and the wafers to be damaged excessively.

Since the upper plate of the machine is floating, its axis of rotation adjusts to the upper surfaces of the wafers. Because of this, it is usually necessary to pre-sort the wafers before loading the machine, otherwise the parts may be tapered. If the sawing operation is closely controlled, sorting may not be required, except to reject the occasional out-of-spec wafer.

The wafers are manually loaded into the carriers, and they are flooded with slurry and the carriers are rotated in order to fully coat the wafers before lowering the upper

plate and starting the machine. This prevents breakage of wafers by providing an initial lubricity. The abrasive is typically a nine micrometer aluminum oxide grit. Aluminum oxide has a more blocky particle shape combined with a greater toughness than silicon carbide, resulting in a more controllable removal rate with less damage to the wafer. Commercial abrasives are suspended in water with proprietary additives to assist in suspension and dispersion of the particles, to improve the flow properties of the slurry, and to prevent corrosion of the lapping machine.

Lapping pressure of about 2 to 3 psi. (14 to 21 kpa.) is applied to the plates usually by hydraulic or air cylinders through most of the process, however starting pressure is kept low for 2 to 5 min. in order to allow the wafers to settle into the carriers, to allow the slurry to distribute uniformly, and to remove the high points of the wafers where the initial lapping forces are concentrated. Most lapping machines automatically ramp from the starting pressure up to the final pressure at a predetermined time in the lapping cycle.

The completion of lapping may be determined by elapsed time, or by a device on the machine which senses the actual wafer thickness during the process and stops the machine when the wafers have achieved that desired thickness. A sensing device has been reported (35) which is based upon piezoelectric material that is lapped simultaneously with the wafers. The material emits an electrical signal whose frequency is a function of the its thickness. Ultrasonic (36) and electronic (37) methods have also been reported. Mechanical methods to sense wafer thickness are usually not accurate enough to achieve the thickness tolerances required. Thickness tolerance achievable within a batch is ± 0.0002 in. (± 0.005 mm.) for incoming wafers that are within ± 0.001 in. (± 0.025 mm.).

Although lapping would appear to be simple in concept, the successful implementation of a production lapping operation requires the development of a technique and experience to achieve acceptable quality with good yields. Since flatness of the wafers is of primary importance, maintaining the flatness of the lapping plates is crucial. Small adjustments to the rotation rates of the plates and carriers will cause the plates to wear concave, convex or flat. Similarly, wafers can be made to be lapped convex or concave by adjusting rotation parameters (38). From time to time the plates will have to be brought back to a flat condition by the use of

special conditioning fixtures. As with the other processes used in wafer preparation, lapping will benefit by attention to optimizing process parameters, and the employment of trained and experienced personnel.

Commercially available equipment ranges over a wide size range, although all sizes are the same in principle. Machine manufacturers offer various features to improve productivity and yields and to reduce labor costs. The cost versus benefit tradeoff must be analyzed by the purchaser. Machine manufacturers also provide a base line process to the customer from which specific requirements can be developed. Figure 14 illustrates a commercial double side lapping machine.



Figure 14: Commercial double side lapping machine. (Courtesy Kayex-Spitfire, a Unit of General Signal)

5.3 Wafer Grinding

Lapping is a messy process at best, and there has always been a desire to avoid it or to substitute an alternative operation for it. The most likely approach is wafer grinding. In grinding, the wafer is held on a vacuum chuck and a series of progressively finer diamond wheels is moved over the wafer while it is rotated on a turntable. The first wheel, a coarse one, removes the most material, and the subsequent wheels remove less material, produce less damage and create a smoother surface. Grinding leaves the wafers cleaner than lapping. It produces an oriented scratch pattern on the wafers which is noticeable to the eye when compared to lapping, however, there is reason to believe that the damage is no greater than that of a comparable sized lapping abrasive. Certainly there is little risk of imbedding particles of abrasive in the wafer. The most important drawback of wafer grinding is that only one side can be ground at a time. Because of this it may not be possible to obtain ground wafers that are as flat as lapped ones. Machines designed specifically for grinding silicon wafers are available in the market.

6.0 POLISHING

The purpose of polishing a silicon wafer is to produce a smooth surface that has properties which are as close as possible to those of the bulk material. The process must therefore take place uniformly across the surface, and it must not leave residual contamination or surface damage. Silicon wafer polishing derives from the glass lens polishing industry which, of course is very old. In principle, the same techniques continue to be used, however some important modifications of the process have been developed to accommodate the special requirements of silicon wafer polishing.

6.1 Description of Polishing

If a lapped or ground silicon surface is examined with an electron microscope, it is found to contain a system of cracks, ridges and valleys closely resembling a rugged mountain terrain. Figure 15 schematically illustrates such an abraded surface. The peaks and valleys form a relief layer. Underlying the relief layer is a damaged layer characterized by microcr-




Figure 15: Cross sectional view of an abraded silicon surface.

acks, dislocations, slip, and stress. Both of these layers must be removed completely to expose the properties of the bulk material. When a much finer abrasive is used for lapping, the surface appearance is very much the same, only on a smaller scale. No matter how fine an abrasive is used, the lapped or ground surface will not achieve the smooth appearance of a polished one. This is the characteristic of brittle fracture of silicon which occurs in lapping and grinding. It indicates that the abrasive grains are moved across the surface under extremely high pressure, exceeding the elastic limit of the silicon.

Examinations of polished silicon or glass surfaces with the electron microscope have not shown any evidence of a relief surface such as that produced by lapping. Even at the highest resolution of the electron microscope which is about 15 angstroms, no scratches or ridges can be observed in a completely polished surface. It is therefore concluded that the polishing process is inherently different from the grinding process and that brittle fracture does not take place in polishing.

6.2 Historical Background

The bulk of the literature on polishing relates to the polishing of metals and glass. The polishing of metals is used principally to obtain the desired surface appearance as fast as possible and little concern is held for damage to the underlying bulk material. Metals are usually polished to produce a surface that is aesthetically pleasing, or to generate a certain roughness, (or smoothness), for example for the sealing surfaces in vacuum systems. Polishing of metals is considered to be simply an extension of fine grinding (39).

Glass and silicon polishing are quite different. Although

optical polishing experts might dispute it, it is believed that the surface quality required for silicon wafers exceeds that required for high quality optical glass, at least on a microscopic scale. In glass polishing, surface geometry is the principal objective, with damage and cleanliness of lower priority. Silicon wafers must be completely damage and haze-free, whereas geometry is not as critical. Typical wafer flatness is in the 1 to 2 micrometer range.

Although the objectives are different, the polishing of silicon resembles that of glass in many aspects, and therefore it is appropriate to review three theories that have been proposed for explaining the polishing mechanisms for glass:

Glass Polishing Theories

1. Glass polishing is purely a physical phenomenon, with the particles of polishing agent mechanically wearing away the material, much like grinding but on a smaller scale.
2. Polishing takes place because the surface exhibits a degree of plasticity. It can flow or be displaced when subjected to pressure, and in this way, a smoothing of the surface can take place. The plasticity is a result of thermal softening due to pressure and friction, or swelling due to the attack of water solutions which may produce a silica gel layer on the surface.
3. Polishing is possible because a great number of chemical and mechanical interactions occur. The chemical/mechanical characteristics of the polishing agent, the pad and the glass are affected by the suspending water solution. Low pressure contact results in atomic bonding between the polishing agent and the surface which removes material on a nearly atomic scale.

Herschel, (40) proposed the first theory by writing in 1830 that polishing was simply an extension of grinding. Beilby in 1903 (41) put forth the idea that polishing took place by flow of material from the peaks into the valleys due to thermoplastic deformation. He observed grooves in a

seemingly structureless polished surface after etching with hydrofluoric acid and concluded that polishing does not require removal of material, but occurs as a leveling process. Early observations by Lord Rayleigh in 1901 (42) were the first important ones which led to the conclusion that the polishing agent particles did not simply act as tiny cutters as Herschel had suggested. Klemm and Smekal, (43) demonstrated conclusively that a steel needle moved across a glass surface caused surface flow, and that this flow could fill in previously made grooves, however, there was not proof that such high pressures occur in the normal glass polishing process. A large portion of the literature on glass polishing deals with the question of whether glass flow is a significant effect in polishing. The work of French (44) is an example. French described a "beta" layer which is a distorted surface layer which can reach a thickness of about four micrometers. The beta layer corresponds to Beilby's flowed layer. The investigations of Bruche and Poppa, (45) and Kaller, (46) have indicated that the glass polishing phenomenon is probably explained by a combination of all three of these theories, each operating to a greater or lesser degree.

It is clear, in any case, that the removal of material in significant amounts is required to achieve high quality polishing. Just how this removal takes place is still not well understood. Conditions of extreme pressure and speed of travel have been required to demonstrate observable flow. It does not seem likely that plastic flow can be an important part of normal glass polishing, especially thermoplastic flow. In the case of polishing silicon, surface flow is even more improbable because of the crystalline nature of the material and its inability to soften like glass. Nevertheless, the current literature continues to refer to the "Beilby Layer" on a polished surface as a disordered or damaged layer resulting directly from the polishing process. The ideal polishing process for silicon should remove material without creating additional damage and without leaving a residual contaminated or disturbed layer. The current belief is that the optimum process is one in which a monomolecular layer of reaction product is produced on the surface and the polishing materials (pad, slurry, fluid) are able to remove the reaction material but must not abrade or otherwise damage the underlying material. Current literature on silicon polishing lends support to this theory (47).

Like glass surfaces, etching with a selective etchant such as Sirtl etch (48) will reveal subsurface damage (often

appearing as scratches) which are otherwise invisible. However, if the stock removal is sufficient to remove the original lapping damage, such a test only determines the quality of the polishing process (49). A high quality polished silicon wafer will be completely free of scratches or other polishing--related marks after etching.

6.3 Current Polishing Practice

Silicon wafers can be polished readily by the same pads and polishing agents that are used to polish glass, such as wool felt with iron oxide, (rouge) cerium oxide, or zirconium oxide (50). These agents, having a particle size in the 1 to 10 micrometer range, polish fast and produce a fairly good surface. Control of the pH of the slurry to a high value (around 9 to 10) gives the fastest removal rate, however the materials often produce a light haze on the surface that is difficult to remove.

Virtually all silicon wafers today are polished using a colloidal dispersion of silica in water (silica sol). The colloidal silica is an amorphous, synthetic sol produced by a gaseous reaction or by precipitation from a liquid, resulting in a sub-micron particulate material which is mixed with a high pH aqueous suspending medium. Typical particle size is in the range of 4 to 100 millimicrons (51). Additions of proprietary suspending agents are usually added to prevent settling of the particles. Slurries are shipped in concentrated form, and are diluted prior to use. The concentration of solids for polishing, (3 to 4%) is typically lower than with the fast glass polishing agents (52), and the removal rate achieved is lower, but the quality of the surface exceeds that of any other particulate polishing agent. In order to achieve a reasonable removal rate and still obtain the highest quality surface, polishing with colloidal silica is performed in two steps; stock removal and haze removal. As the names imply, the former is carried out with a higher concentration slurry and may proceed for about 30 minutes at a removal rate of about one micrometer per minute. The latter is done with a very dilute slurry, a softer pad, and for a short time, about 5 to 10 minutes. The amount of material removed is very small, usually less than one micrometer. Because of the active chemical reaction with colloidal silica agents, the wafers must be rinsed in deionized water immediately after polishing is complete to prevent haze or stains from forming again.

6.3.1 Polishing Variables: There are many variables which influence the rate and quality of polishing. Many of these are obvious. Increased pressure increases the removal rate, but excessive pressure leads to non-uniform removal, excessive heat generation, and fast pad wear. Removal rate is increased with high polishing temperatures, but also leads to haze formation due to the high chemical activity. High wheel speeds (expressed in feet per minute of travel of the wafers across the pad) increase removal rate, but also can lead to excessive temperatures, as well as problems in maintaining a uniform flow of slurry across the pad. High slurry concentration increases polishing rate, but is more costly and the resulting higher chemical/mechanical activity may result in haze formation. As the pH of the slurry increases, the removal rate increases gradually, until at a pH of about 12, the polishing rate falls off dramatically (49),(53). Further, at this critical pH the surface of the wafer becomes hydrophilic rather than the characteristic hydrophobic surface obtained at lower pH values.

Flatness: The commercial polishing process for silicon wafers is not a flatness improving process. At best it will not degrade the wafer flatness achieved in the lapping operation. A typical polishing pad may be 1000 micrometers thick, and is quite resilient. Pressure from the polishing machine compresses the pad as much as 250 micrometers. The flatness of the average wafer is in the one to two micrometer range. The pad therefore contacts the complete wafer surface at all times with nearly the same pressure, so that the removal rate is essentially uniform across the wafer. Since the total amount removed is 25 to 30 micrometers, an optimum polishing process is therefore one that maintains both chemical and mechanical uniformity of polishing conditions across the wafer. This is achieved by careful attention to all phases of polishing, including mounting of the pad, the slurry flow and concentration, alignment and flatness of the polishing plates, temperature control, wafer mounting procedure and the like.

Polishing Pads: Pad materials used for silicon are usually poromeric synthetic materials such as polyurethane. Many types are available with different thickness, hardness and surface roughness. The choice of the best pad material is a function of the chosen process variables. A very soft pad may have a tendency to produce an "orange peel" surface where a hard pad may have a tendency to glaze, remove material slower, and scratch the wafer. One usually attempts to use the hardest pad possible in order to obtain long pad

life, but soft enough to have a reasonably consistent removal rate.

Wafer Mounting: Wafers must be held in the polishing process in such a way as to firmly hold them against the polishing pad without bending, breaking, edge chipping or other damage. The wafer support must be firm because they are thin and flexible. There are two basic methods of mounting wafers for polishing; wax and waxless.

In wax mounting the wafers are attached to a flat carrier plate using a thermoplastic mounting wax. The plate is heated and the wax is coated on the plate. Great care must be exercised in assuring that the wax layer is of uniform thickness to fully support the wafers. Problems in achieving a uniform adhesive wax layer include entrapped air bubbles, foreign particles, and uneven coating of the wafer carrier plate. Bubbles and particles provide a source of localized pressure which tends to bow the wafer during the polishing process. When the wafer is released from the carrier plate there will be small regions where the wafer surface is not flat and the wafer thickness will vary in those regions. The patent by Walsh (54) describes a typical method and apparatus for wax mounting silicon wafers on a carrier plate.

After polishing, the wafers are removed from the carrier plate by heating until the wax is melted and carefully lifting them with tweezers. After removal, the wax and any polishing debris must be cleaned off. Needless to say, the wax mount/demount process is time consuming and costly. Wafer breakage is often a problem because of the required handling. Thus the industry has sought for and attempted a number of "waxless" mounting techniques, some of which are in production.

The wafer mounting method must not only support the wafer uniformly against the polishing pressure, it must also resist the strong lateral force from the moving polishing pad. Wax mounting, of course accomplishes both of these objectives because the wax is an adhesive. Polishing with a waxless mounting method, sometimes called "free polishing" has to utilize some other means of resisting the lateral forces. Templates alone have been found to be unacceptable because the wafer is not capable of sustaining the high edge pressure without fracture or edge chipping. The usual method is to support the wafer on a somewhat resilient surface, such as a thin polyurethane pad which has sufficient frictional characteristics with the silicon to prevent the wafer from sliding. A template is usually added to assist in positioning the wafers

on the mounting plate and to prevent the occasional tendency of wafers to move.

Double side polishing, also necessarily a waxless form of polishing, is performed on a machine essentially like a double-sided lapper. There is considerable interest in double sided processing (both lapping and polishing) because of the potential for improved flatness, thickness and bow. However, double sided polishing has not as yet, received wide acceptance. Double side polishing, since it is performed with counter-rotating pads, tends to equalize lateral polishing forces on the wafers, thereby reducing the probability of edge chipping due to forces from the template.

Pressure: Although processing cost can be reduced by the faster removal rate achievable with higher pressure, there are tradeoffs. Higher pressure can lead to non-uniform removal, increased pad wear, poor temperature control, and breakage.

Temperature: Because of the chemical nature of polishing, an increase of temperature results in increased polishing rate. The optimum temperature which is typical in most polishing facilities is about 40°C. This is usually measured with an optical pyrometer sighting directly on the pad. Higher temperature can cause excessive evaporation of the slurry resulting in non-uniform removal rate. It can also lead to the formation of haze because of the faster chemical reaction, which presents difficulty downstream in the cleaning process.

6.3.2 The Optimum Polishing Process: Every wafer polishing operation has its own formula for polishing including polishing agent, pad, wafer holding method, polishing temperature, slurry flow rate, pressure, speed, and which has been developed on a particular machine to achieve the desired polished wafer quality. For this reason it is very difficult to describe a standard polishing technique. As the demand for flatter wafers increases, all wafer preparation processes become critical, especially the lapping and polishing processes. The optimum polishing process for a given facility depends largely upon the interplay of product specification, yields, cost, and quality considerations, and must be developed uniquely for that facility.

6.3.3 Other Methods Of Polishing: Virtually all wafer production utilizes conventional slurry polishing, yet there is a need for flatter surfaces that are exceptionally clean and damage-free. There are many reported polishing processes but most consist of only minor variances from the general process described above. Three novel processes deserve

mention because they depart from the typical processes yet offer the possibility of improvements such as surface quality, speed, or flatness.

Copper ion exchange: A copper ion-containing solution is used in place of the polishing slurry (55). When the solution contacts the silicon wafer, copper ions are reduced to metallic copper. By the action of the polishing pad, the copper is removed along with the oxidized silicon, on a nearly atomic scale. The reported result is a very fast, damage-free polishing process. Although it is being used in production polishing, it has not met wide acceptance, perhaps because of the corrosive nature of the chemicals used, the cost, or concern about the possibility of copper contamination of the wafers.

Float polishing: A recently reported process (56), float polishing closely resembles pitch polishing where the pitch lap is replaced with a diamond-turned tin lap surface. The polishing agent is suspended in a liquid, and by controlling rotational speeds of the lap and the sample holder, the sample wafer is suspended on a film of the slurry. The polishing agent particles must be softer than the silicon, and removal is apparently effected by the bombarding of the silicon by the particles. Reportedly this method, although quite slow, yielded damage-free and scratch-free surfaces of exceptional flatness. "Non-contact" polishing, reported by Magee and Leung (57), appears to be a similar process to float polishing.

Mechano-chemical polishing: This method (58), also performed in a manner similar to conventional polishing processes is unique in that it is typically performed dry. The polishing agent must be a softer material than silicon, for example, calcium carbonate, and removal is apparently brought about by chemical reaction between the polishing agent and the wafer. Flat, scratch and damage-free surfaces have been observed using this method. As with float polishing, the process does not appear to have gained acceptance in production, yet the resulting superior surface may be beneficial for selected applications.

7.0 CLEANING

The topic of wafer cleaning is a complex one, and a comprehensive treatment of it would deserve a complete chapter in itself. There are several steps in the wafer

preparation sequence where cleaning may be appropriate, however this discussion includes only post-lap and post-polish cleaning since they are the most important cleaning processes in wafer preparation. For example, a cleaning procedure after slicing to remove mounting epoxy and swarf from wafers is not discussed, although this would be required in a typical facility. Slicing, lapping and polishing are relatively dirty operations compared to downstream wafer fabrication, and the cleaning processes used must be capable of effectively removing the relatively large amounts of particulate materials which are left on the wafers.

In addition to the removal of particles, a post-polish cleaning method should be able to remove organic materials such as oils, waxes and fingerprints, ionic substances such as sodium and potassium, and trace metals. All of these contaminants are attached to the surface with bonding forces which may be physical, electrostatic or chemical in nature. Those materials that are chemically bonded (ions, atoms, films) are removed by chemical means whereas those that are less strongly attached (particles) may be removed by mechanical methods. The final cleaning step for polished wafers includes both scrubbing and chemical immersions followed by extensive rinsing in deionized water.

7.1 Mechanical Cleaning

Lapping residue consists of abrasive particles, iron particles from the lapping plates, debris from the wear of the carriers plus other contamination from the lapping machine area. Since the lapped wafers are sent to the polishing area after cleaning and etching, it is most important that all particulate contamination is removed to prevent scratching. Simple spray rinsing is not sufficient to assure the removal of all particles of lapping abrasive, however the use of high pressure (2000-3000 psi.) jets is effective in some cases. Scrubbing with high speed revolving brushes is very effective in removing particles. The brushes are made of hydrophilic fibers so that it is believed that the fibers do not actually contact the wafer surface, but ride on a thin film of attached water, providing the severe turbulence required to dislodge particles. Sonic "scrubbing" by the use of high frequency vibration in a water bath causes cavitation, and the collapse of the resulting bubbles effectively removes particles. Before polishing, thin films of ionic or organic contamination which may be on the wafers are of little consequence because the

polishing process will adequately remove these from the critical front surface.

In the case of single side processing with wax mounting, the slices are mounted on support plates before lapping, and remain mounted through the polishing step. In this case, the whole mounting plate with wafers attached must be cleaned free of all abrasive and silicon particles, since it passes through to the polishing area.

7.2 Chemical Cleaning

The chemical process that virtually all immersion techniques are based upon is the so-called "RCA Cleaning Method" described by Kern and Puotinen (59). This method utilizes a series of solutions designed to remove any type of contaminating material that is likely to be on the wafers. A summary of the procedure is as follows:

1. Molecular contaminants, such as gross organics, waxes, oils, etc. are removed with organic solvents such as freon with ultrasonic agitation followed by a freon vapor degrease.
2. Ionic contamination and trace organics are removed by immersion in a warm hydrogen peroxide-ammonium hydroxide solution, followed by a dilute hydrofluoric acid dip to remove the oxide film which is formed from the basic peroxide solution.
3. Atomic contamination such as adsorbed heavy metals are removed with a hydrogen peroxide-hydrochloric acid mixture.

Thorough rinsing in deionized water is required after the ionic and atomic removal, and of course the cleaning and rinsing processes must be performed in a clean room. Rinse water must be of the highest quality, otherwise contamination will be redeposited on the wafers. This means that the water must be free of dissolved and particulate contamination including bacteria (60),(61).

7.3 Other Cleaning Methods

Megasonic cleaning (62), is a recent development which appears to clean wafers as effectively as brush scrubbing and

chemical cleaning combined. It is a high frequency ultrasonic method using the RCA chemicals at room temperature with the wafers immersed as usual in carriers. Particles down to 0.5 micron are removed from wafers. It is reported to have greater throughput and significantly less chemical waste than chemical immersion cleaning.

Cleaning solutions based upon choline have been reported by Muroka, et. al. (63). This chemical which is similar to ammonia but is a fully ionized strong base, is combined with non-ionic surfactants to form an effective solution for removal of metal contaminants as well as bacteria. It may be used in place of or in addition to the RCA system. It is reported to be more useful in front end applications rather than for initial wafer preparation.

7.4 Equipment

The equipment used for cleaning can be as simple as a manually operated series of baths through which the wafer carriers are sequentially moved, to a fully automatic machine which eliminates the operator entirely. The cleanliness of the wafers will depend upon the ability of the system being used to first remove contamination and second to prevent redeposition, especially of particles. Since the human operator is the primary source of particulates in a clean room, the fully automatic system has a distinct advantage. Commercial equipment which is offered has been described recently in some detail, (64),(65). A wide variety of wafer scrubbers is available. For chemical cleaning, centrifugal spray units offer improvements over immersion baths since each wafer is uniformly exposed to uncontaminated, fresh chemicals.

The importance of high quality cleaning can not be overstressed as it is ultimately a yield determining factor. No cleaning system will be effective that is not protected from contamination from outside sources such as humans, bacteria, and miscellaneous particles as well as from impure chemicals and poor water. Since many contaminants are organic in nature, the use of strong oxidants is effective. Recently the direct and continuous application of ozone to deionized water systems has been reported (66) which significantly reduces bacteria in water, a leading cause of wafer contamination. High quality water is absolutely essential in wafer cleaning operations (67).